#Multiclock domain synchronization verification#
Existing methods provide an ad hoc partial verification that is manual, time consuming, and error prone. While static timing analysis (STA) is an integral part of the timing closure solution, little attention has been paid to addressing proper clock domain implementation and verification. Traditional functional simulation is inadequate to verify clock domain crossings. The cross-clock domain crossing (CDC) signals pose a unique and challenging issue for verification. Often these partitions are based on clock domains. Design methodologies have traditionally focused on partition-based implementation and verification. There is also a trend toward designing major sub-blocks of SoCs to run on independent clocks to ease the problem of clock skew across large chips.
#Multiclock domain synchronization serial#
Several modern serial interfaces are inherently asynchronous from the rest of the chip. SoC systems have multiple interfaces, some using standards with very different clock frequencies. 1 TECHNICAL PAPER CLOCK DOMAIN CROSSING CLOSING THE LOOP ON CLOCK DOMAIN FUNCTIONAL IMPLEMENTATION PROBLEMSĢ TABLE OF CONTENTS 1 Overview CDC basics Structural design for synchronization (scdc) Data stability (fcdc) A complete CDC solution EDA tools Conclusion References TABLE OF FIGURES Figure 1 Single clock domain Figure 2 The CDC path Figure 3 Metastability basics Figure 4 Two flip-flop synchronizer solution Figure 5 Control path and data path synchronization Figure 6 Convergence issue Figure 7 Divergent crossover path issue Figure 8 Fanout of metastable signal Figure 9 Effects of fanout of metastable signal Figure 10 Reconvergence and waveform Figure MHz signal synced into a 166MHz domain Figure 12 Timing-closure only methodology Figure 13 Methodology with CDC verification Figure 14 fcdc checks and their locations Figure 15 Handshake check Figure 16 Encounter Conformal CDC detects structural design issues with synchronizationģ 1 OVERVIEW Shrinking device sizes and increasingly complex designs have created multimillion-transistor systems running with multiple asynchronous clocks with frequencies as high as multiple gigahertz.
0 kommentar(er)
